# Graphical User Interface Digital Electronics Lab In Matlab Simulink

View again

All materials on our website are shared by users. If you have any questions about copyright issues, please report us to resolve them. We are always happy to assist you.
Information Report
Category:

## Slides

Published:

Views: 7 | Pages: 19

Share
Related documents
Description
Transcript
• 1. Graphical User Interface Digital Electronics Lab In Matlab Simulink List Of Experiments . 1. Adder and Subtractor. 2. Multiplexer and Demultiplexer. 3. Construction of 2- bit magnitude comparator 4. Code converters – Binary to BCD convertor. 5. Verification of basic Flip-Flops . * J-K flip flop * S-R flip flop * D-flip flop * T-flip flop 6. 3-Bit Counter Design. * Synchronous up counter. * Synchronous down counter. * Synchronous up-down counter. * Asynchronous counter. 7. Shift register- SIPO/SISO & PISO/PIPO.
• 2. INTRODUCTION 1. GUI:- Graphical user interface. 2. We have introduced GUI with digital electronics lab so that user can easily performed each and every experiment. 3. All circuits are designed in matlab simulink. 4. First of all you have to choose the circuit and click on ‘open’ on GUI window. 5. You will see the result in waveform or digit 1 & 0. 6. GUI is a user friendly window. 7. In matlab simulink circuit designing becomes very easy. You can see every connection of the circuit.
• 3. EXPERIMENT 1 AIM:- To verify the output of Adder & Subtractor Circuits. THEORY:- FULL ADDER- It is a circuit which add three bits. FULL SUBTRACTOR- It is a circuit which gives the difference of two bits. CIRCUIT:- Fig 1.1 Full adder. Fig1.2 Full subtractor
• 4. TRUTH TABLE:- Table 1. Full Adder Table 2. Full Subtractor
• 5. LOGIC EXPRESSION:- Full Adder A= (X XOR Y) XOR Bin Bout = X AND Y OR Bin(X XOR Y) Full Subtractor RESULT:- We have analyzed the output of full adder & full subtractor circuits.
• 6. EXPERIMENT 2 AIM:- Study of Multiplexer & Demultiplexer. THEORY:- Multiplexer circuit:- In electronics, a multiplexer (or mux) is a device that selects one of several analog or digital input signals and forwards the selected input into a single line. A multiplexer of 2n inputs has n select lines, which are used to select which input line to send to the output. Demultiplexer circuit:- Demultiplexers take one data input and a number of selection inputs, and they have several outputs. They forward the data input to one of the outputs depending on the values of the selection inputs. Demultiplexers are sometimes convenient for designing general purpose logic, because if the demultiplexer's input is always true, the demultiplexer acts as a decoder. This means that any function of the selection bits can be constructed by logically OR-ing the correct set of outputs. CIRCUIT:- Fig .3 Fig .4
• 7. Fig.2.1 TRUTH TABLE:- Table 3. Mux S1 S0 Y 0 0 X0 0 1 X1 1 0 X2 1 1 X3 Table 4. Demux S1 S2 X0 X1 X2 X3 0 0 x 0 0 0 0 1 0 X 0 0 1 0 0 0 x 0 1 1 0 0 0 x
• 8. LOGIC EXPRESSION:- MUX Y=X0.S1(bar).S0(bar) +X1.S1(bar).S0+X2.S1.S0(bar)+X3.S1.S0 DEMUX X0=S1(bar).S0(bar).X X1=S1(bar).S0.X X2=S1.S0(bar).X X3=S1.S0.X RESULT:- We have verified the output of MUX and DEMUX circuits.
• 9. EXPERIMENT 3 AIM:- To study the 2-bit magnitude comparator circuit. THEORY:- It is a combinational logic circuit that is used to compare the magnitude of two binary numbers. There are three kind of comparision result that is :- 1. Greater 2. Lesser 3. Equal CIRCUIT:- Fig.3.1 TRUTH TABLE:-
• 10. TABLE 5 RESULT:- We have verified the output of a 2-bit magnitude comparator.
• 11. EXPERIMENT 4 AIM:- To study the Binary to BCD Converter. THEORY:- Codeconverters are used to convert a particular number system (code) into another number system. CIRCUIT:- Fig.4.1
• 12. TRUTH TABLE:- Table 6 BINARY TO BCD CONVERTOR RESULT:- We have verified the circuit of binary to BCD codeconvertor.
• 13. EXPERIMENT 5 AIM:- To constructRS, JK, D and T flip-flops and verity their truth tables. Theory:- In digital circuits, a FIipFlop is a term referring to an electronic circuit (a bis table multivibrator) that has two stable states and thereby is capable of serving as one bit of memory. A flip-flop is usually controlled by one or two controlsignals and /or a gate or clock signal. The output often includes the complement as well as the normal output. SR Flip Flop:- The fundamental latch is the simple SR flip-flop, where S and R stand for set and reset respectively. It can be constructed from a pair of cross- coupled NOR logic gates. The stored bit is present on the output marked Q. Normally, in storage mode, the S and R inputs are both low, and feedback maintains the outputs in a constant state, with Q and the complement of Q. If S (Set) is given with high while R is held low, then the Q output is forced high, and stays high even after S returns low; similarly, if R (Reset) is given with high while S is held low, then the Q output is forced low, and stays low even after R returns low. JK Flip Flop:- The JK flip-flop augments the behavior of the SR flip-flop (J = Set, K = Reset) by interpreting the S = R = 1 condition as a “flip“ or toggle command. Specifically, the combination J = 1, K = 0 is a command to set the flip-flop; the combination J = 0, K = 1 is a command to reset the flip- flop; and the combination J = K = 1 is a command to toggle the flip-flop, i.e., change its output to the logical complement of its current value. D Flip Flop:-
• 14. The Q output always takes on the state of the D input at the moment of a rising clock edge. (or falling edge if the clock input is active low) It is called the D flip-flop for this reason, since the output takes the value of the D input or Data input, and Delays it by one clock count. The D flip-flop can be interpreted as a primitive memory cell, zero-order hold, or delay line. T Flip Flop:- If the T input is high, the T flip-flop changes state (“toggles“) whenever the clock input is strobed. If the T input is low, the flip-flop holds the previous value. This behavior is described by the characteristic equation: A T flip- flop can also be built using a JK flip-flop (J & K pins are connected together and act as T) or D flip-flop. Circuit diagrams: RS FIip FIop Truth table Inputs Outputs R S Q 0 0 Indeterminate 0 1 1 1 0 0 1 1 Q0 (Previous state) Inputs Outputs R SCLK Q 0 0 Q0 0 1 1 1 0 0 1 1 Indeterminate state
• 15. JK FIip-FIop: S-R FLIP FLOP D-FLIP FLOP
• 16. T-FLIP FLOP RESULT:- We have verified the output of flip flops.
• Recommended

8 pages

8 pages

31 pages

80 pages

25 pages

page

13 pages

6 pages

23 pages

10 pages

44 pages

35 pages

24 pages

9 pages

13 pages

View more...